

# DQDN15 AMD QUEEN M12

## Muxless /UMA Schematics Document

### AMD LIANO APU FS1

### AMD GPU Seymour XT

### FCH HUDSON M3

### PCB 10246-1

### 2011-05-28

### REV : A00

DY :None Installed  
UMA\_PX:UMA and Muxless platform installed  
DIS\_PX:DIS and Muxless platform installed  
PX:Muxless platform installed  
FCH\_UMA\_PX:UMA\_PX CRT FCH output  
Whistler: For 8 X Vram  
DN15: For DN15


DQ15 AMD DIS SAMSUNG T1



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichinh,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			Cover Page
Size	Document Number	Rev	
Custom	DQDN15 AMD QUEEN M12	X00	
Date:	Friday, May 27, 2011	Sheet	1 of 104

Project code : 91.4IE01.001  
Part Number : 48.4IE04.0SA DQDN15 QUEEN AMD M12 UMA/Muxless DIS 15'  
PCB P/N : 10246-SB  
Revision : SB



CHARGER	
BQ24745	40
INPUTS	OUTPUTS
AD+	DCBATOUT
BT+	
SYSTEM DC/DC	
TPS51123	41
INPUTS	OUTPUTS
AD+	303V AUX S5
DCBATOUT	5V AUX S5
	5V S5
	303V S5
APU Core/NB Power	
ISL6267HRT2-T	42, 43
INPUTS	OUTPUTS
DCBATOUT	APU VDD
	APU VDDNB
DDRIII SUS	
TPS5116RGER	44
INPUTS	OUTPUTS
DCBATOUT	105V S3
DDRIII VTT	
TPS5116RGER	44
INPUTS	OUTPUTS
DCBATOUT	0075V S0
APU VDDR/VDDP	
RT8209	46
INPUTS	OUTPUTS
DCBATOUT	102V S0
AMD FCH CORE Power	
RT8209	46
INPUTS	OUTPUTS
DCBATOUT	101V S5
AMD GPU CORE	
RT8208B	92
INPUTS	OUTPUTS
DCBATOUT	VGA CORE PWR
PCB LAYER	
L1: Top	
L2: VCC	
L3: Signal	
L4: Signal	
L5: GND	
L6: Bottom	

DQ15 AMD DIS SAMUNG T1



Wistron Corporation  
21F, 5B, Sec. 1, Hsin-Tai Rd., Hsinchu,  
Taippei Hsein 301, Taiwan, R.O.C.

Block Diagram

Rev  
Custom QUEEN AMD Muxless/UMA X00  
Date: Thursday, May 28, 2011 Sheet 2 of 104

# Strapping

No Fusion Config, Strap Not needed, but reserve

## REQUIRED SYSTEM STRAPS

	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM	Allow PCIe GEN2 DEFAULT	SS_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM DEFAULT	Force PCIe GEN1	SS_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

## USB Table


USB	
Pair	Device
0	USB Debug Port / CRT USB 2.0
1	Mini Card (WLAN)
2	Fingerprint
3	WWAN
4	Bluetooth
5	Touch Panel
6	eSATA/USB-Charger
7	CCD Camera
8	New Card
9	CardReader
10	USB 3.0 port 1
11	USB 3.0 port 2
12	USB 3.0 port 3
13	USB 3.0 port 4

## PCIe Routing

APU	
LANE0	LAN
LANE1	WWAN
LANE2	WLAN
LANE3	CardReader

FCH	
LANE0	
LANE1	Express-Card
LANE2	
LANE3	

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title <b>Table of Content</b>		
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X00</b>
Date: Thursday, May 26, 2011	Sheet 3 of 104	






SVC	SVD	Boot Voltage (VCC/2SD)	Boot Voltage (open)
0	0	1.1	1.1
0	1	1.0	1.2
1	0	0.9	1.1
1	1	0.8	0.9


0112: Change To 2 Single 1.8K 0402 for  
lowest position





SOIC AND DIS SAMSUNG TI

<b>DELL</b> Wistron Corporation 21F, 8th, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsinchu 301, Taiwan, R.O.C.		
<b>APU Power(4/5)</b>		
Doc Document Number	QUEEN AMD Muxless/UMA	Rev X00
Date Thursday, May 26, 2011	Page 7	of 80



DD15 AMD DIS SAMSUNG T1


<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
File		APU_VSS(5/5)	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 8	of 194

QUEEN AMD Muxless/UMA00





0016 AND 002 SAMSUNG T1

		<b>Wistron Corporation</b> <small>27F, 28, 29A-1, 1/F, No. 101, Sec. 2, Xinyi Rd., Taipei 100, Taiwan, R.O.C.</small>	
File		<b>Reserved</b>	
Doc		Document Number	
		<b>QUEEN AND Muzess/UMAX</b>	
Date: Tuesday, May 26, 2015		Page: 10 of 10	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 11 of 194	
		<b>QUEEN AMD Muxless/UM/A00</b>	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1





		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 12 of 194	
<b>QUEEN AMD Muxless/UM/A00</b>			

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1


		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 13 of 194	
QUEEN AMD Muxless/UM/A00			

SSID = MEMORY




Intel HR DM tied to GND  
AMD still following previous design


### 1213 Modify: Remove Dimm Thermal Function



**SODIMM A DECOUPLING** Layout Note: Place these Caps near SO-DIMMA.




SSID = MEMORY




5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1



DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>	
Date: Thursday, May 26, 2011	Sheet 18	of 104	





Remove PCIE2\_RST, Did Not Use FCH GPP





Confirm with SW, RSMRST# from KBC is push-pull.  
It can be driven high by SW.




RSMRST# R


\* Travis\_EN#: Base on AMD suggestion, use the GPIO66 same the CRB first. 82 PC



Modify Zero Power ODD circuit by  
Apple team suggestion




Do Not Stuff




Pin 1-3 to USB OC#1-3




---



Function	Net Name	Integrated Resistor	External Resistor
GA20T#	H_A20GATE	8.2k Pull-up	10k PU 3.3, 50 [D1]
K8RST#	H_RCDIN#	8.2k Pull-up	10k PU 3.3, 50 [D1]
PMEN#	EC_SW#	10k Pull-up	10k PU 3.3, 50 [D1]
THRTSTR#	H_THERMTRIP#	10k Pull-up	10k PU 3.3, 55 [D1]
PCIE_RST#	PCI_PCIE_RST#	10k Pull-up	
Genvnt5	MEM_H#	10k Pull-up	
Genvnt6	EC_SW#	10k Pull-up	10k PU 3.3, 55 [D1]
WAKE#	PCI_E_WAKE#	10k Pull-up	10k PU 3.3, 55 [D1]
USB_OC0#	USB_OC0#	10k Pull-up	
USB_OC1#	USB_OC1#	10k Pull-up	
USB_OC2#	USB_OC2#	10k Pull-up	
Genvnt15	SATA_ODD_PSRST#	10k Pull-up	
Genvnt16	ODD_DA	10k Pull-up	
USB_OC5#	USB_OC5#	10k Pull-up	
Genvnt17	EC_SW#	10k Pull-up	10k PU 3.3, 50 [D1]
USB_OC7#	USB_OC7#	10k Pull-up	
LPC_SM1#	EC_SM1#	8.2k Pull-up	10k PU 3.3, 55 [D1]
GPIOSS	SATA_ODD_DA#	8.2k Pull-up	
SPERF0	INT_SERIRQ	8.2k Pull-up	10k PU 3.3, 50 [D1]
CLK_REQ0	CLK_PCIE_NEW_REQ#	8.2k Pull-up	
CLK_REQ1	CLK_PCIE_WLAN_REQ#	8.2k Pull-up	
CLK_REQ2	CLK_PCIE_WLAN_REQ#	8.2k Pull-up	
CLK_REQ3	PCI_PCIE_LLAN_RQI#	8.2k Pull-up	
CLK_REQ6	PEG_CLKREQ#	8.2k Pull-up	



71.HUDM2.M01  0719: If not used SMBUS or GPIO, PD 10k



DQ15 AMD DIS SA

Pari	USB Device
0	USB Debug port
1	Mini Card1 (WLAN)
2	Fingerprint
3	Mini Card2 (WWAN)
4	Bluetooth
5	Touch Panel / 3G SIM Card
6	E-SATA / USB CHARGER
7	CCD
8	New Card
9	Card Reader
10	USB 2.0 & 3.0 Ext. port 1
11	USB 2.0 & 3.0 Ext. port 2
12	USB 2.0 & 3.0 Ext. port 3
13	USB 2.0 & 3.0 Ext. port 4

1214: Add Express Card For DN15


1214: Add FP For DN15

BC\_EN &amp; COLOR\_ENGINE



1st SATA HDD  
SATA ODD  
eSATA

0630: Place Cap Near Connector




[Checklist]:  
Integrated Clock Mode, left unconnected

support ODD Zero power







If not used HWM or GPIO, PD 10k.



FCH1B


Part 2 of 5



71.HUDM2.M01

VDDIO	MEM_1V5	MEM_1V35
1.5V	H	Don't Care
1.35V	L	H

[VRAM\_SIZE1:VRAM\_SIZE2]  
LL=512M / HL=1G / LH=2G



For PX use only.

DQ15 AMD DIS SAMSUNG T1



21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File

Reserved

Size Document Number QUEEN AMD Muxless/UMA Rev X00

Date: Thursday, May 26, 2011 Sheet 19 of 104

1213 Modify: Remove Dimm Thermal Function  
Pop R1914 if function Not used.



If support USB 3.0 wake-up, tie to 1.1V\_SS  
If no, tie to 1.1V\_SS  
If no USB 3.0, tied to GND

HW Monitor Not implemented or  
HW Monitor balls not used GPO  
=> through-hole cap not used

If support USB 3.0 or LAN wake-up, tie to 1.1V\_SS  
otherwise, tie to 1.1V\_SS

If USB 3.0 wake-up is supported, tie to 3.3V\_SS  
If no, tie to 3.3V\_SS  
If no USB 3.0, tie to GND

SSID = S.B

## REQUIRED STRAPS

CRB: PU to 3.3V\_AUX\_S5  
Checklist: PU to 3.3V\_S5  
Confrim with AMD, follow CRB suggestion

## REQUIRED SYSTEM STRAPS


	EC_PWM2 PCH GPO199	PCI_CLK1	RTC_CLK	CLK_PCI_LPC	PCI_CLK4	LPC_CLK0	LPC_CLK1
PULL HIGH	LPC ROM DEFAULT	Allow PCIE GEN2 DEFAULT	S5_PLUS Mode DISABLE DEFAULT	USE DEBUG STRAPS	non_Fusion CLOCK mode	ENABLE EC	CLKGEN ENABLED (Use Internal) DEFAULT
PULL LOW	SPI ROM	Force PCIE GEN1	S5_PLUS Mode ENABLE	IGNORE DEBUG STRAPS DEFAULT	Fusion CLOCK mode DEFAULT	DISABLE EC DEFAULT	CLKGEN DISABLED (Use External)

Use this pin to determine INT/EXT CLK

No Fusion Config, Strap Not needed, but reserve

Ball Name	Strap Function	Description
EC_PWM2	ROM Type	SPI ROM: 2.2-KΩ 5% pull-down LPC ROM: Pull-up to 3.3V_S5. External pull-up resistor is not required as FCH has integrated 10-KΩ pull-up to 3.3V_S5.

## DEBUG STRAPS



	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
PULL HIGH	USE PCI PLL (DEFAULT)	Disable ILA AUTORUN (DEFAULT)	USE FC PLL (DEFAULT)	USE DEFAULT PCIE STRAPS (DEFAULT)	Disable PCI MEM BOOT (DEFAULT)
PULL LOW	BYPASS PCI PLL	Enable ILA AUTORUN	BYPASS FC PLL	USE EEPROM PCIE STRAPS	Enable PCI MEM BOOT

Note: FCH has 15K internal PU FOR PCI\_AD[27:23]

DQ15 AMD DIS SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title <b>SB820M_STRAPPING_(5/5)</b>			
Size A3	Document Number <b>QUEEN AMD Muxless/UMA</b>	Rev <b>X00</b>	
Date: Thursday, May 26, 2011	Sheet 21	of	104





5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 24 of 194	
<b>QUEEN AMD Muxless/UM/A00</b>			






5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1




DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 26 of 194	
<b>QUEEN AMD Muxless/UM/A00</b>			

MODEL_ID (DETPRIORITY)	PULL-HIGH RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
DQ15_UMA	100.0k	19.9k (4.10E2.5.0E1)	3.49V
DQ15_VIA	100.0k	21.7k (4.10E2.5.0E1)	2.95V
DQ15_NVIDA	100.0k	33.0k	2.75V
DQ15_UMA	100.0k	97.9k (4.10E2.5.0E1)	2.24V
DNET_ATI	100.0k	64.9k (4.04E2.5.0E1)	2.20V
Reserved	100.0k	79.3k	1.97V
Reserved	100.0k	100.0k	1.42V
DQ15_UMA	100.0k	143.0k	1.35V
DQ15_ATI	100.0k	174.0k	1.20V
DQ15_Ventura	100.0k	215.0k	1.04V



2. System Sensor, Put on palm rest



$R_{ADJ1}$ (K $\Omega$ )	$R_{ADJ2}$ (K $\Omega$ )	$V_{ADJ}$ (V)	OTZ Threshold Temperature ( $^{\circ}$ C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9


R <sub>ADJ1</sub> (KΩ)	R <sub>ADJ2</sub> (KΩ)	V <sub>ADJ</sub> (V)	OTZ Threshold Temperature (°C)
124	226	2.13	101
118	226	2.17	96.3
113	226	2.20	92.1
110	226	2.22	89.6
107	226	2.24	87
105	226	2.25	85.3
100	226	2.29	80.9

0107: Remove VGA P2800, SW Does Not Use


0913 X01 Modify:  
Add R2920, R2921 and reserved EC2905, EC2902 on  
AUD\_DMIC\_CLK & AUD\_DMIC\_960 for EMMC suggestion.

0105 Modify:  
R2903, R2901 Place Near LCD1 Connector.  
Move EC2901 - EC2902 to P.49 and place after R2920, R2921

0105 Modify:  
Vendor Suggest To Change R2920 To 33 Ohm



**Remove Annie Audio**




AUDIO OP AMPLIFIER


DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>AMP</b>	
Size	Document Number	Rev	
A3	<b>QUEEN AMD Muxless/UMA00</b>		
Date: Thursday, May 28, 2011		Sheet	30 of 104

DG15 M12 In Daughter BD



DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>LOM</b>	
Size	Document Number	Rev	
A3	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>	
Date:	Thursday, May 26, 2011	Sheet	31 of 104

SSID = SDIO

48MHz clock input trace of characteristic impedance ( $Z_0$ ) must be 50  $\pm 15\%$

PCH GPIO67(48M) confirm with SW

0110: Follow Intel to change to 4.7 uF 0603

Close to chip

The maximum range of the PMOS output current  
1. xD-Picture Card: 250mA  
2. SD/MMC Card: 250mA  
3. MS/MSPRO/Duo-HG: 250mA

#### POWER TRACE

- 1.RTS5138: pin 4 (3V3\_IN) trace fixed width is 30 mils (minimum).
- 2.RTS5138: pin 5 (CARD\_3V3) trace fixed width is 30 mils (minimum).
- 3.RTS5138: pin 6 (V18) trace fixed width is 12 mils (minimum).  
Keep the trace routing lengths as short as possible.
- 4.RTS5138: pin 1(RREF) trace fixed width is 12 mils (minimum).
- 5.RTS5138: pin 1(RREF) trace must far away 48MHz clock trace.
- 6.De-coupling and Bulk capacitor should place near to RTS5138 chip and Combo Socket.
- 7.It is recommended that use of ferrites bead on power trace.
- 8.Via size: Pad>=32 mils, Finished hole>=16 mils.

The pin2 / pin3 (DM/DP) of RTS5138 chip trace layout  
with differential characteristic impedance ( $Z_{diff}$ ) is 90 $\Omega \pm 10\%$

0103 Modify:  
AMD Spec Update To reserve 6.8P Cap If Trace < 10 Inch  
0118 Modify:  
Change TR3201 To 69.10118.001 due to layout limitation

DO15 AMD DIS, SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taiwan 30001, Taiwan, R.O.C.			
Title		Reserved	
Size A3	Document Number	Rev	
Date: Friday, May 27, 2011		Sheet 32 of 194	




5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 33 of 194	
<b>QUEEN AMD Muxless/UMA00</b>			

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size	Document Number	Rev	
A3	<b>QUEEN AMD Muxless/UMA00</b>		
Date: Thursday, May 28, 2011		Sheet	34 of 104



32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%

5V\_S0  
Peak current: 6.27A  
Rds(on) = 14m ohm  
Max. Current 11.6A  
C4088  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%

3D3V\_S0  
Peak current: 4.76A  
Rds(on) = 14m ohm  
Max. Current 11.6A  
C4088  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%

1D1V\_S0  
Peak current: 4.0A  
Rds(on) = 14m ohm  
Max. Current 11.6A  
C4088  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%

1D5V\_S0  
Peak current: 0.5A  
Rds(on) = 14m ohm  
Max. Current 11.6A  
C4088  
100nF 1.0G  
15k 0.001%  
100k 0.001%  
32VDC\_IN\_5S  
100nF 1.0G  
15k 0.001%  
100k 0.001%

The image displays three circuit diagrams for power management ICs, each with various annotations for cost reduction and performance improvements.

**Diagram 1 (Left):** Shows a PMU\_SLP circuit. Annotations include:
 

- Cost Down Opportunity:** A dashed box around the PMU\_SLP\_S0M section.
- Do Not Stuff:** Annotations for R3607, R3608, R3609, R3610, R3611, R3612, R3613, R3614, R3615, R3616, R3617, R3618, R3619, R3620, R3621, R3622, R3623, R3624, R3625, R3626, R3627, R3628, R3629, R3630, R3631, R3632, R3633, R3634, R3635, R3636, R3637, R3638, R3639, R3640, R3641, R3642, R3643, R3644, R3645, R3646, R3647, R3648, R3649, R3650, R3651, R3652, R3653, R3654, R3655, R3656, R3657, R3658, R3659, R3660, R3661, R3662, R3663, R3664, R3665, R3666, R3667, R3668, R3669, R3670, R3671, R3672, R3673, R3674, R3675, R3676, R3677, R3678, R3679, R3680, R3681, R3682, R3683, R3684, R3685, R3686, R3687, R3688, R3689, R3690, R3691, R3692, R3693, R3694, R3695, R3696, R3697, R3698, R3699, R3700, R3701, R3702, R3703, R3704, R3705, R3706, R3707, R3708, R3709, R3710, R3711, R3712, R3713, R3714, R3715, R3716, R3717, R3718, R3719, R3720, R3721, R3722, R3723, R3724, R3725, R3726, R3727, R3728, R3729, R3730, R3731, R3732, R3733, R3734, R3735, R3736, R3737, R3738, R3739, R3740, R3741, R3742, R3743, R3744, R3745, R3746, R3747, R3748, R3749, R3750, R3751, R3752, R3753, R3754, R3755, R3756, R3757, R3758, R3759, R3760, R3761, R3762, R3763, R3764, R3765, R3766, R3767, R3768, R3769, R3770, R3771, R3772, R3773, R3774, R3775, R3776, R3777, R3778, R3779, R3780, R3781, R3782, R3783, R3784, R3785, R3786, R3787, R3788, R3789, R3790, R3791, R3792, R3793, R3794, R3795, R3796, R3797, R3798, R3799, R3800, R3801, R3802, R3803, R3804, R3805, R3806, R3807, R3808, R3809, R3810, R3811, R3812, R3813, R3814, R3815, R3816, R3817, R3818, R3819, R3820, R3821, R3822, R3823, R3824, R3825, R3826, R3827, R3828, R3829, R3830, R3831, R3832, R3833, R3834, R3835, R3836, R3837, R3838, R3839, R3840, R3841, R3842, R3843, R3844, R3845, R3846, R3847, R3848, R3849, R3850, R3851, R3852, R3853, R3854, R3855, R3856, R3857, R3858, R3859, R3860, R3861, R3862, R3863, R3864, R3865, R3866, R3867, R3868, R3869, R3870, R3871, R3872, R3873, R3874, R3875, R3876, R3877, R3878, R3879, R3880, R3881, R3882, R3883, R3884, R3885, R3886, R3887, R3888, R3889, R3890, R3891, R3892, R3893, R3894, R3895, R3896, R3897, R3898, R3899, R3900, R3901, R3902, R3903, R3904, R3905, R3906, R3907, R3908, R3909, R3910, R3911, R3912, R3913, R3914, R3915, R3916, R3917, R3918, R3919, R3920, R3921, R3922, R3923, R3924, R3925, R3926, R3927, R3928, R3929, R3930, R3931, R3932, R3933, R3934, R3935, R3936, R3937, R3938, R3939, R3940, R3941, R3942, R3943, R3944, R3945, R3946, R3947, R3948, R3949, R3950, R3951, R3952, R3953, R3954, R3955, R3956, R3957, R3958, R3959, R3960, R3961, R3962, R3963, R3964, R3965, R3966, R3967, R3968, R3969, R3970, R3971, R3972, R3973, R3974, R3975, R3976, R3977, R3978, R3979, R3980, R3981, R3982, R3983, R3984, R3985, R3986, R3987, R3988, R3989, R3990, R3991, R3992, R3993, R3994, R3995, R3996, R3997, R3998, R3999, R4000, R4001, R4002, R4003, R4004, R4005, R4006, R4007, R4008, R4009, R4010, R4011, R4012, R4013, R4014, R4015, R4016, R4017, R4018, R4019, R4020, R4021, R4022, R4023, R4024, R4025, R4026, R4027, R4028, R4029, R4030, R4031, R4032, R4033, R4034, R4035, R4036, R4037, R4038, R4039, R4040, R4041, R4042, R4043, R4044, R4045, R4046, R4047, R4048, R4049, R4050, R4051, R4052, R4053, R4054, R4055, R4056, R4057, R4058, R4059, R4060, R4061, R4062, R4063, R4064, R4065, R4066, R4067, R4068, R4069, R4070, R4071, R4072, R4073, R4074, R4075, R4076, R4077, R4078, R4079, R4080, R4081, R4082, R4083, R4084, R4085, R4086, R4087, R4088, R4089, R4090, R4091, R4092, R4093, R4094, R4095, R4096, R4097, R4098, R4099, R4100, R4101, R4102, R4103, R4104, R4105, R4106, R4107, R4108, R4109, R4110, R4111, R4112, R4113, R4114, R4115, R4116, R4117, R4118, R4119, R4120, R4121, R4122, R4123, R4124, R4125, R4126, R4127, R4128, R4129, R4130, R4131, R4132, R4133, R4134, R4135, R4136, R4137, R4138, R4139, R4140, R4141, R4142, R4143, R4144, R4145, R4146, R4147, R4148, R4149, R4150, R4151, R4152, R4153, R4154, R4155, R4156, R4157, R4158, R4159, R4160, R4161, R4162, R4163, R4164, R4165, R4166, R4167, R4168, R4169, R4170, R4171, R4172, R4173, R4174, R4175, R4176, R4177, R4178, R4179, R4180, R4181, R4182, R4183, R4184, R4185, R4186, R4187, R4188, R4189, R4190, R4191, R4192, R4193, R4194, R4195, R4196, R4197, R4198, R4199, R4200, R4201, R4202, R4203, R4204, R4205, R4206, R4207, R4208, R4209, R4210, R4211, R4212, R4213, R4214, R4215, R4216, R4217, R4218, R4219, R4220, R4221, R4222, R4223, R4224, R4225, R4226, R4227, R4228, R4229, R4230, R4231, R4232, R4233, R4234, R4235, R4236, R4237, R4238, R4239, R4240, R4241, R4242, R4243, R4244, R4245, R4246, R42

5

4

3

2

1

D

D

C

C

B

B

A

A

5

4

3

2

1

DQ15 AMD DIS SAMSUNG TI




**Wistron Corporation**  
21F, 88, Sec.1, Main Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
<b>Power Plane Enable</b>		
Size	Document Number	Rev
A3	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>
Date: Thursday, May 26, 2011		
Sheet 37 of 104		

Move To CRT BD

DQ15 AMD DIS SAMSUNG TI



Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wld Bldg., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

DCIN JACK

Size

Document Number

QCIN

QUEEN AMD Muxless/UMAD0

Date

Thursday, May 26, 2011


Print

50


of

101

SSID = BATT CONN



For actual location, need to be swap all pin




DQ15 AMD DIS SAMSUNG TI



Title			
<b>BATT CONN</b>			
Size A3	Document Number		Rev
	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date: Thursday, May 26, 2011		Sheet 39 of	104

SSID = Charger



DQ15 AMD DIS SAMSUNG TI


**DELL** **Wistron Corporation**  
21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


**BQ24707RGRRG4**


Size	Document Number
Custom	<b>QUEEN AMD Muxless/UMA</b>
Date: Friday, May 27, 2011	Sheet 40 of

Date: Friday, May 27, 2011 Sheet 40 of 104










State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off(Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off

MODE		
PR4406	Frequency	Discharge Mode
200k ohm	400kHz	Tracking Discharge
100k ohm	300kHz	
68k ohm	300kHz	Non-tracking Discharge
47k ohm	400kHz	



DQ15 AMD DIS SAMSUNG TI


**DELL** **Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>TPS51216 1D5V S3</b>			
Size	Document Number		Rev
Custom	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date:	Friday, May 27, 2011	Sheet 44 of	104


DDR4 AND D3C SAMPLING T1

		<b>Wistron Corporation</b> <small>21F, 28, Sec. 2, Neihu Rd, Neihu, Taipei 10611, Taiwan, R.O.C.</small>
File		<b>VDDR &amp; VDDP</b>
AB	Document Number	<b>QUEEN AND Muzless UM &amp; X90</b>
Date: November 28, 2011		Rev: 01

```
SSID = PWR.Plane.Regulator_1D1V_S5
```



$$V_{out} = 0.704V * (R1 + R2) / R2$$



$$V_{out} = 0.704V * (R1 + R2) / R2$$

DOES AND THE SAMUELSON TI



Wistron Corporation  
2011 Dell Inc. All Rights Reserved.  
Toshiba Power 2011, Taiwan, R.O.C.

By

Reserved

At

Document Number


QUEEN AND Muxless/UMA X100

Date: December 20, 2011

Page 27 of 100

SSID = PWR.Plane.Regulator\_2p5v VGA 1V

## G9661 for 2D5V\_S0



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**2D5V\_S0**

Size

A4

Document Number

**QUEEN AMD Muxless/UMA00**

Rev

Date: Thursday, May 26, 2011

Sheet 48 of 104





SSID = VIDEO

0909 X01 Modify:  
Change LCD1 to 20.F1816.030 for 30pin  
Re-assign LCD1 pin define base on Roy updated  
cable pin define list.  
0921 Modify:  
Change BLON\_OUT\_C to pin 15 and pin 4  
to NC on LCD1.

0914 Modify:  
Change PU From Page 82 To Page 49


LVDS CONNECTOR



MB CONN. (WIRE)


(MB Pin Define)	
Pin 1	DCBATOUT_LCD
Pin 2	DCBATOUT_LCD
Pin 3	DCBATOUT_LCD
Pin 4	BLON_OUT_C
Pin 5	LCD_BRIGHTNESS
Pin 6	3D3V_CAMERA_S0
Pin 7	USB_CAMERA#
Pin 8	USB_CAMERA
Pin 9	GND
Pin 10	GND
Pin 11	AUD_DMIC_CLK
Pin 12	AUD_DMIC_IN0
Pin 13	LVDSA_CLK
Pin 14	LVDSA_CLK#
Pin 15	LCD_DET_G
Pin 16	LVDSA_DATA2
Pin 17	LVDSA_DATA2#
Pin 18	GND
Pin 19	LVDSA_DATA1
Pin 20	LVDSA_DATA1#
Pin 21	GND
Pin 22	LVDSA_DATA0
Pin 23	LVDSA_DATA0#
Pin 24	LVDS_DDC_DATA_R
Pin 25	LVDS_DDC_CLK_R
Pin 26	LCD_TST_C
Pin 27	3D3V_S0
Pin 28	LCDVDD
Pin 29	LCDVDD
Pin 30	LCDVDD

For EMI request  
Close to LVDS connector




SSID = VIDEO

LCD POWER for ROSA




TOUCH PANEL



0909 Modify:  
Add TP1 for touch panel solution 4pin connector.

0928 Modify:  
Change To 20.F1621.004 on TP1 from updated  
connector list.



Remove For M12 Spec & Put In Daughter BD




Remove For M12 Spec & Put In Daughter BD



Remove For M12 Spec & Put In Daughter BD




DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title		<b>CRT Board Connector</b>	
Size	Document Number	Rev	
Custom	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>	
Date: Thursday, May 26, 2011		Sheet	50 of 104







LCD POWER CIRCUIT



Rosa team



DD15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
File		<b>eDP</b>	
Size	Document Number	Rev	
Custom	<b>QUEEN AMD Muxless/UM/A00</b>		
Date: Thursday, May 26, 2011		Sheet 52	of 104




DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>Reserved</b>			
Size	Document Number		Rev
A3	<b>QUEEN AMD Muxless/UMA00</b>		
Date:	Thursday, May 26, 2011	Sheet	52 of 104

ITP Connector

H\_CPUREST# use pull-up Resistor close  
ITP connector 500 mil ( max ),  
others place near CPU side.










0715 Modify:  
Change ECS801-EC5804 to 100p 0402  
and default un-stuff.  
Add R5801-R5804 between SPK signal and connector  
for EMC NEO suggest.

0914 Modify:  
Change SPK1 to 20.F0772.004 from  
20.F1647.004 from Double updated.

0921 Modify:  
Modify Pin Define Base On DQ15 Intel

1110 X02 Modify:  
Add 2nd 20.F1804.004 on SPK1 from  
ME updated connector list.

Speaker Connector



MB CONN. (WIRE)	
Pin 4	AUD_SPK_L-C
Pin 3	AUD_SPK_L+C
Pin 2	AUD_SPK_R-C
Pin 1	AUD_SPK_R+C

0921:Modify  
Add AFTP, Follow DQ15 Intel

LAN CONN in Daughtier BD




DQ15 AMD DIS SAMSUNG TI


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipet Hsien 221, Taiwan, R.O.C.	
Title		<b>LAN CONN</b>	
Size A3	Document Number	Rev	
		<b>QUEEN AMD Muxless/UMA00</b>	
Date: Thursday, May 26, 2011	Sheet 59	of 104	

SSID = Flash.ROM

SPI FLASH ROM (2M byte) for KBC



SSID = RBATT







DQ15 AMD DIS SAMSUNG TI


<b>DELL</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.			
File		<b>Flash/RTC</b>	
Size	Document Number	Rev	
A3	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>	
Date:	Thursday, May 26, 2011	Sheet	60 of 104

SSID = USB

DQ15 AMD DIS SAMSUNG T1


		<b>Wistron Corporation</b> 21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB Power SW</b>			
Size	Document Number		Rev
	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date: Thursday, May 26, 2011		Sheet 61	of 104





**0103 Modify:**  
**AMD Spec Update To reserve 6.8P Cap If Trace < 10 Inch**



DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b><i>Bluetooth</i></b>			
Size A4	Document Number	Rev	
	<b><i>QUEEN AMD Muxless/UMA</i></b>	<b><i>X00</i></b>	
Date:	Thursday, May 26, 2011	Sheet	63 of 104



Finger Printer Connector

Finger Printer Connector

1124 X02 Modify:  
Add EC6402 0.1uF,EC6403 180pF and stuff EC6401  
47pF from RF fine tune result.



MB CONN.(FFC)	
Pin1	NC
Pin2	GND
Pin3	NC
Pin4	Biometric_USBPN
Pin5	Biometric_USBPP
Pin6	3D3V_S0



DQ15 AMD DIS SAMSUNG T1

**Wistron Corporation**  
21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

F/P

Size  
A4

Document Number

Rev

Date: Thursday, May 26, 2011

Sheet 64 of 104


QUEEN AMD Muxless/UMA00



WLAN CONN In Daughtter BD



DQ15 AMD DIS SAMSUNG T1



**Wistron Corporation**  
21F, Rd. Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

File

**WLAN**

Size  
A0

Document Number  
**QUEEN AMD Muxless/UMA00**

Rev

Date: Thursday, May 26, 2011

Sheet 05 of 104

Remove For DG12 M12 SPEC




DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		WWAN	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 66 of 194	
QUEEN AMD Muxless/UMA00			

(Blanking)

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

A3

Document Number

**QUEEN AMD Muxless/UMA**

Rev

**X00**

Date:

Thursday, May 26, 2011

Sheet

67

of


104



1122 Modify:  
Add 2nd 20.K0592.030 on KB1 from ME  
updated connector list.

## Internal KeyBoard Connector

0630 Modify:  
Change KB1 part number to 20.K0565.030  
base on ME updated KB0 and IOF.




0624 Modify:  
Add CAP\_LED Control circuit (Q6902, R6906, R6907)  
and Connect CAP\_LED\_R control to KB1 pin27 from  
KBC GPIO (High active).


0921 Modify:  
un-stuff R6907 and stuff R6905, Q6902, R6906  
for 5V drive CAP\_LED.  
0109 Modify: CAP\_LED Change To Low Active From KBC GPIO  
0109 Modify: R6906 Change To 1K

## CAP LED CONTROL


Low Active from KBC GPIO.



0719: EMI Request



## KB Backlight Connector




## SSID = Touch.Pad


0624 Modify:  
Reserved TP\_LOCKED\_CONTROL combin  
with KEYBOARD Function KEY.

0713 Modify:  
Change TPAD1 power source to 3D3V\_S0 from  
5V\_S0 base on DELL latest spec A02.

## TouchPad Connector



0715 Modify:  
Add R6908, R6909 for TPAD1 co-lay power option.  
0109 Modify:  
Change TP\_VDD To 3D3V\_S0, Follow Intel



MB CONN.	(FFC)
Pin 4	TP_VDD
Pin 3	TPCLK
Pin 2	TPDATA
Pin 1	GND

MB CONN. (FFC)	
Pin 1	+5V_KB_BL
Pin2	KB_LED_DET_C
Pin3	NC
Pin4	KB_BL_CTRL#


D015 AMD DIS SAMSUNG T1

<b>DELL</b> Wistron Corporation 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipexi Hsien 321, Taiwan, R.O.C.		
File	<b>Key Board/Touch Pad</b>	
Size	Document Number	Rev
Custom	<b>QUEEN AMD Muxless/UMA</b>	<b>X00</b>
Date: Thursday, May 26, 2011	Sheet 69 of 104	

SSID = Hall.Sensor

0906 Modify:  
HALL SENSOR move to small board at X01 stage,so  
Removed HALLSW1 related circuit and add HALL1  
connector.

1122 Modify:  
Add 2nd 20.F0962.010 on HALL1 from  
ME updated connector list.




DQ15 AMD DIS SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b> 21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Hall Effect Sensor</b>			
Size A4	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>X00</b>
Date: Thursday, May 26, 2011		Sheet 70 of 104	



(Blanking)

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

Rev

A3

**QUEEN AMD Muxless/UMA**

**X00**

Date: Thursday, May 26, 2011

Sheet 72 of 104

RESERVED






5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

DD15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 73 of 194	
		<b>QUEEN AMD Muxless/UMA00</b>	

**SSID = SDIO**


***SD/XD/MS/MMC+ Card Reader***

0906 Modify:  
Change CARD1 to 20.I0129.001 from 62.10051.931  
from ME double updated latest DXF&EMN on X01.

0928 Modify:  
Updated CARD1 footprint to R013-P12-HM-1  
from data base updated footprint.

1122 Modify:  
Add 2nd 20.10135.001 on CARD1 from  
ME updated latest connector list.

For EMI Reserved



### 0913: Schematic Score Card Suggest Cap Less Than 10P

20.10129.001			
Pin	TYPE	FUNCTION	RTS158 NET
P1	SD	SD-CD	SP6
P2	SD	SD-WP	SP1
P3	SD	SD-DAT1	SP3
P4	SD	SD-DAT0	SP4
P5	MMC PLUS	MMC-DATA7	SP5
P6	MemoryStick	MS-GND	GND
P7	SD	SD-GND	GND
P8	MMC PLUS	MMC-DATA6	SP7
P9	MemoryStick	MS-BS	SP14
P10	SD	SD-CLK	SP8
P11	MemoryStick	MS-DATA1	SP12
P12	MemoryStick	MS-DATA0	SP9
P13	SD	SD-VCC	3D3V CARD_S0
P14	MemoryStick	MS-DATA2	SP8
P15	SD	SD-GND	GND
P16	MemoryStick	MS-INS	SP2
P17	MMC PLUS	MMC-DATA5	SP9
P18	MemoryStick	MS-DATA3	SP5
P19	SD	SD-CMD	SP10
P20	MemoryStick	MS-SCLE	SP1
P21	MMC PLUS	MMC-DATA4	SP11
P22	MemoryStick	MS-VCC	3D3V CARD_S0
P23	SD	SD-DATA3	SP12
P24	MemoryStick	MS-GND	GND
P25	SD	SD-DAT2	SP13
P26	SD	SD-WP COM (SDIO GND	GND
P27	SD	SD-CD COM (SDIO GND	GND
#1	XD	XD-CD	XD_CD#
#2	XD	XD-RB	SP1
#3	XD	XD-RE	SP2
#4	XD	XD-CE	SP3
#5	XD	XD-CLE	SP4
#6	XD	XD-ALE	SP5
#7	XD	XD-WE	SP6
#8	XD	XD-WP-IN	SP7
#9	XD	XD-GND	GND
#10	XD	XD-D0	SP8
#11	XD	XD-D1	SP9
#12	XD	XD-D2	SP10
#13	XD	XD-D3	SP11
#14	XD	XD-D4	SP12
#15	XD	XD-D5	SP13
#16	XD	XD-D6	SP14
#17	XD	XD-D7	XD-D7
#18	XD	XD-VCC	3D3V CARD_S0
#19	XD	XD-GND	GND


DQ15 AMD DIS SAMSUNG TI



Title			
<b>CARD Reader CONN</b>			
Size A3	Document Number		Rev <b>X00</b>
<b>QUEEN AMD Muxless/UMA</b>			
Date: Thursday, May 26, 2011	Sheet	74 of	104


SSID = ExpressCard

1122 X02 Modify:  
Change TR7501 CK choke to 69.10103.041  
and un-stuff R7501, R7502 from BMC Wao Suggestion.  
Change R7501, R7502 to 0503 from 0402.  
1123 X02 Modify:  
SWAP TR7501 pin1&4 and pin2&3 each other  
base on Comlie swap report.




Do Not Stuff	AFTP107	1	3D3V_SS
Do Not Stuff	AFTP107	1	3D3V_S0
Do Not Stuff	AFTP107	1	1D5V_S0
Do Not Stuff	AFTP107	1	USB_PPB_R
Do Not Stuff	AFTP107	1	USB_PNB_R
Do Not Stuff	AFTP107	1	CLK_PCIE_NEW_REQ#_CON
Do Not Stuff	AFTP107	1	SMB_CLK
Do Not Stuff	AFTP107	1	PM_SLP_SS#
Do Not Stuff	AFTP107	1	PM_SLP_SS#
Do Not Stuff	AFTP107	1	FCH_PCIE_RST#
Do Not Stuff	AFTP107	1	CLK_PCIE_NEW#_C
Do Not Stuff	AFTP107	1	CLK_PCIE_NEW#_C
Do Not Stuff	AFTP107	1	PCE_TXNS_CON
Do Not Stuff	AFTP107	1	PCE_TXPS_CON
Do Not Stuff	AFTP107	1	PCE_RXNS_CON
Do Not Stuff	AFTP107	1	PCE_RXPS_CON
Do Not Stuff	AFTP107	1	PCE_WAKE#_CON

1D5V\_S0\_CARD Max. 650mA, Average 500mA.  
3D3V\_S0\_CARD Max. 1300mA, Average 1000mA  
3D3V\_S5\_CARDAUX Max. 275mA



For EMI




DD15 AMD DBS SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 8th, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taippei Hsien 221, Taiwan, R.O.C.	
File			
Size	Document Number	Rev	
A3	QUEEN AMD Muxless/UMA	X00	
Date:	Thursday, May 26, 2011	Sheet	75 of 104

(Blanking)

DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
<b>QUEEN AMD Muxless/UMA<sup>00</sup></b>			
Date: Thursday, May 26, 2011		Sheet	76 of 104
2		1	


(Blanking)

DD15 AMD DIS SAMSUNG T1


		<b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taippei Hsien 221, Taiwan, R.O.C.	
Title		<b>Reserved</b>	
Size A3	Document Number	Rev	
Date: Thursday, May 26, 2011		Sheet 77 of 194	
<b>QUEEN AMD Muxless/UM/A00</b>			

(Blanking)

DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21 F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Reserved</i>			
Size A4	Document Number		Rev
<b>QUEEN AMD Muxless/UMA<sup>00</sup></b>			
Date: Thursday, May 26, 2011	Sheet 78 of 104		

## Free Fall Sensor



Note

(1) Keep all signals are the same trace width. (included VDD, GND).

(2) No VIA under IC bottom.

DQ15 AMD DIS SAMSUNG T1

<b>DELL</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File		<b>Free Fall Sensor</b>	
Size	Document Number	Rev	
A3		<b>QUEEN AMD Muxless/UM/A00</b>	
Date: Thursday, May 26, 2011	Sheet	78	of 184

5

4

3

2

1

D

D

C

C

B


B

A

A

(Blanking)

DQ15 AMD DIS SAMSUNG T1

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Reserved</b>			
Size A	Document Number		Rev
<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>	
Date: Thursday, May 26, 2011		Sheet 80	of 104

5

4

3


2

1



(Blanking)

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichüeh,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**UNUSED PARTS/EMI Capacitors**

Size

A4

Document Number

**QUEEN AMD Muxless/UMA**

Rev

X00

Date: Thursday, May 26, 2011


Sheet 81 of 104







MEMORY ID Table			
DVPDATA[3:0]	Description	PN	
0001	DDR3 Hynix-H5TQ263BFR-11C (900MHz) 128M*16	72.52G63.A0U	
0011	DDR3 Hynix-H5TQ1630FR-11C (900MHz) 64M*16	72.51G63.B0U	
0010	DDR3 SAMSUNG-K4W2G1646C-BC11 (900MHz) 128M*16	72.42164.D0U	
0000	DDR3 SAMSUNG-K4W1G1646C-BC11 (900MHz) 64M*16	72.41664.Q0U	























DCBATOUT PWR\_DCBATOUT\_VGA\_CORE



$$V_{out} = 0.75V * (R1 + R2) / R2$$



Seymour:

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.1V
L	H	1.0V
H	L	0.9V
H	H	X

Whistler :

PWR_VGA_CORE_D1	PWR_VGA_CORE_D0	VGA_CORE_PWR
L	L	1.0V
L	H	X
H	L	0.9V
H	H	X

Seymour	0905	0906	0907	0908
0905	0906	0907	0908	0909

I/P cap: 100 25V X5R/ 78.10622.51L  
Inductor: 1.5uH PCH1047-1R5M Cyntec 3.8mOhm/4.2mOhm Isat ~33Arms 68.1R510.107  
O/P cap: 5600 2.5V X5R/ 78.10622.51L  
O/P cap: 2200 2V X5R/ 78.10622.51L  
H/S: RJK03B90PA / 10.8mOhm/15.1mOhm/4.5Vgs/ 84.00389.837  
L/S: RJK03B90PA / 4.6mOhm/5.6mOhm/4.5Vgs/ 84.00389.837

DC/DC AND DISCHARGING TI

**DELL** Wistron Corporation  
2/F, No. 1, Hsin-Tai Hsin Rd., Hsinchu  
Tainan Hsin 221, Taiwan, R.O.C.


**RT8208B +VGA\_CORE**

PC: QUEEN AND Muxess/UMA

Date: 2008.04.24.2011

Page: 12

## +3VS to 3.3V\_DELAY Transfer



Different To Intel, AMD Is High Active


Park\_Madison Does Not Support BACO, So follow Old Sequence  
Seymour\_Whistler\_Robson Support BACO, So Change Sequence

3D3V\_VGA\_S0 should ramp-up before VGA\_Core  
VGA\_Cores should ramp-up before 1V\_VGA\_S0  
1V\_VGA\_S0 should ramp-up before 1D8V\_VGA\_S0  
so 1V\_VGA\_S0 EN have to fine tune R0C018 after VGA\_Core


FE_GP101	PX3_0	PX4_0
IGPU	L	H
DGPU	H	H

2nd = 84.0M601.03F


## APL5930KAI for 1D8V\_S0



## RT9025 for 1V\_S0






## 1D5V\_VGA\_S0



DC15 AND DIS SAMBUNG TI

SSID = VIDEO



DQ15 AMD DIS SAMSUNG TI

<b>DELL</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>LVDS VGA Switch</b>			
Size	Document Number <b>QUEEN AMD Muxless/UMA</b>		Rev <b>x00</b>
Date: Thursday, May 26, 2011		Sheet 94 of	104

D

1

C

C

B

1

A

A

DQ15 AMD DIS SAMSUNG TI



## Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Reserved**

Size

Document Number

Rev

**QUEEN AMD Muxless/UMA**

Date: Thursday, May 26, 2011


Sheet 95 of 104

TOUCH PANEL connector




0707: Move To Page 49, Touch Panel Combine With LVDS

DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Touch Panel</b>			
Size A	Document Number		Rev
<b>QUEEN AMD Muxless/UMA00</b>			
Date: Thursday, May 26, 2011	Sheet	96	of 104








**Check test point**


**0624 Modify:**  
**Removed AFTP1\_AFTP7~AFTP13**

stand off



0105: Add SPR1-9  
0115: EMI Agree To Remove Spring7 & 10  
0117: Add back SPR7  
0118: Remove SPR8  
0127: Change SPR9 P/N To 34.4B312.002, Old P/N No Stock


0617 X01 Modify:  
Dell Peter already confirmed DQ15 and DN15 will not support Bluetooth BT365, only support combo Wireless+BT.  
Please DUMMY Bluetooth connector(BT1) and stand off (HTB1) and related components.




1122 Modify:  
Change HHD1,HDD4,HGPU1,HGPU2 2nd to  
34.4CK01.401 from 34.4CK01.201 from ME  
updated connector list.

0321 Modify:  
Add HGPU1,HGPU2 Dummy Name DIS PX, So UMA Wont Pop


DQ15 AND DE SAMSUNG T




# Thermal Block Diagram




# Audio Block Diagram




## POWER SEQUENCE



*SABINE ROSA Sequence (Adapter In)*







DQ15 AMD DIS SAMSUNG TI

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Power Block Diagram</b>			
Title			
Size	Document Number	Rev	
Custom	<b>QUEEN AMD Muxless/UMA</b>		<b>X00</b>
Date:	Thursday, May 26, 2011	Sheet	100 of 104

# PCH SMBus Block Diagram




# KBC SMBus Block Diagram



Change notes -

DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

*Change notes*

Size  
A3

Document Number  
**QUEEN AMD Muxless/UMA**

Rev  
**X00**

Date: Thursday, May 26, 2011

Sheet 102 of 104

VERSION	DATE	ITEM	PAGE	Modify List	Issue Description	OWNER
X02	01/08	3	18,19	Add C1825,C1922.	Reduce V_REF ripple by EA team result.	EE
		4	37	Reserve C3721,C3722.	Prevent signal cross talk.	EE
		5	ALL	Change capacitors value and add C3723.	Ensure signal quality.	EE
	01/11	1	68	Change KB1 P/N.	According ME request.	ME
		2	66	Change R6601,R6602,R6604,R6606 to 1KR, R6603 to 470R.	Decrease LED brightness.	EE
	01/12	1	37	Add C3724, R3757.	To set accurate current detection in EC.	EE
		2	10	Add R1041 0R.	Add 0R for level shift off.	EE
	01/13	1	21,37	Add C3725, C2105.	Reserve for singal quality.	EE
	01/14	1	Power	Modify power team componets.	Request by Power Team.	Power
		2	7	Change RN712 to 22R.	Fine tuned damping resistor value.	EE
A00	02/08	1	66	Reserve R6609, R6610 1KR.	Add for future LED brightness balance.	EE
		2	68	Add keyboard back light circuit, remove R5403.	Add for keyboard with back light module.	EE
		3	69	Change HALLSW1 footprint for co-layout.	Change for co-layout different kind of HALLSW1.	EE
		4	77	Add AFTP7701, AFTP7702, AFTP7703.	Add AFTP test point for factory test.	EE
	02/10	1	Power	Update Obsolete parts.	Update obsolete parts due to policy.	Power
		2	79	Change HBT1 part number.	Change HBT1 part number to match ME EMN file.	ME
		3	47	Add PTC4710.	Add to solve board accoustic issue.	EE
	02/22	1	54	Remove co-layout pad.	As factory request.	EE
		2	42	Add C4217, C4401, C4402.	Ensure signal quality.	EE
		3	48	Delete Power Gap.	Request by Power Team.	Power
	02/23	1	ALL	Change to short pad.	Change most of 0-ohm resistors to short pad.	EE
	02/24	1	7,68,79	Reserve C724, C725, C6806, C6807, EC7928-EC7932.	As EMC team request.	EMC
	02/25	1	13	Add TP1309.	As factory requset to add.	Factory
		2	7,68	Rename EMC capacitor to EC704,EC705,EC6801,EC6802.	Meet schematic standardization.	EE
		3	49,89	Change PR4913 to 3.9R, PR8905 to 6.98KR.	PR4913 for snubber, PR8905 for OCP.	Power
		4	21	Change R2133 to 0R.	Set GPIO input level from 0.5V to 0V.	EE
		5	79	Remove EC7928.	Layout space limitation.	EE
	02/26	1	39,42	Empty R3906 and Change R4202 from 0R to 1KR.	It is for solving T8 shutdown issue.	EE
	03/03	1	60	Change SPK1 part number.	Request by ME.	ME
	03/05	1	20,24,37	Empty R2029,R2404,R3751.	Saving unused components.	EE

0303-1



DQ15 AMD DIS SAMSUNG TI



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title	Change notes		
Size A3	Document Number QUEEN AMD Muxdes/UMA	Rev X00	
Date: Thursday, May 26, 2011	Sheet 103	of	104